



MORPHEUS

D5.6: HDL mapping of test case application implemented on the MORPHEUS chip

CONTRACT NO	MORPHEUS IST 027342
TYPE OF DOCUMENT	Publishable abstract of D5.6
DATE	10/07/2006
ABSTRACT	This document is the abstract of the D5.6. It is available on the MORPHEUS public website
AUTHOR, COMPANY CONTRIBUTORS:	Wolfram Putzke-Röming, DTO, Malte Borsum, DTO Michael Pieper, DTO Henning Sahlbach, TUBS Sean Whitty, TUBS Thilo Leibelt, TUC
WORKPACKAGE	WP 5
CONFIDENTIALITY LEVEL	PU
FILING CODE	MORPHEUS-DTO-D5 6-R2.0.doc

Context

This deliverable is part of the MORPHEUS project which is a European initiative financed under the 6th FP and addresses innovative solutions for embedded computing based on dynamically reconfigurable platform and tools.

MORPHEUS project aims at satisfying embedded systems new demanding requirements in terms of computing performance, cost-efficient development, functional flexibility and sustainability by developing a global solution based on a modular heterogeneous SOC platform providing dynamically reconfigurable computing completed by a software oriented design flow and a consistent toolset.

MORPHEUS is a 3-year project started in 2006 and gathering all the required expertises from several countries: academics, industrials, SMEs.

Aim of the deliverable

Ensure mapping/implementation progress of the two applications which finally will be demonstrated with the MORPHEUS hardware.

Content of the deliverable

The deliverable presents the basic mapping of the Optical Networking and Digital Film applications onto the MORPHEUS hardware platform. The most important mapping decisions are discussed and implications for the different alternatives are shown.

For every application it is described which sections of the application are mapped to which processing unit. Further the mapping of a few core sections of the respective applications is shown exemplary in more detail.

Even is the implementation of the applications for the reference simulator is not finished at the time of writing this deliverable some intermediate conclusions are drawn. However, it has to be stressed that for final conclusions the implementation has to be finished.